Part Number Hot Search : 
KP20A XC4000D 7R2A474J FAN8741 SFS1005G SMDA12C KMM536 PE3806LF
Product Description
Full Text Search
 

To Download PLL103-01XC Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 1 features generate 18 copies of high-speed clock inputs. supports up to four sdram dimms synchronous clocks. supports 2-wire i2c serial bus interface with readback. 50% duty cycle with low jitter. less than 5ns delay. skew between any outputs is less than 250 ps. tri-state pin for testing. frequency up to 133 mhz. 3.0v-3.7v supply range. 48-pin ssop package. block diagram pin configuration note: ^: pull up power group vdd: sdram( 0:17 ) vdd1: i2c circuitry ground group gnd: sdram( 0:17 ) gnd1: i2c circuitry key specifications bufin to sdram outputs delay: 1 ~ 5 ns. output slew: 3 1.5 v/ns. output skew: 250 ps. output duty cycle: 50% 5%. pll103-01 gnd vdd gnd sdram7 sdram6 vdd gnd sdram5 vdd buf_in sdram3 sdram2 vdd sdram1 sdram0 vdd n/c n/c sdata vdd1 sdram16 gnd vdd sdram13 sdram12 gnd oe^ vdd sdram11 sdram10 gnd vdd sdram9 n/c n/c vdd sdram15 sdram14 gnd sdram8 sdram17 gnd vdd gnd1 sclk 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 41 42 44 43 45 46 47 48 sdram4 gnd gnd buf_in sdata sclk i2c control oe sdram0 sdram1 sdram2 sdram3 sdram4 sdram5 sdram6 sdram7 sdram8 sdram9 sdram10 sdram11 sdram12 sdram13 sdram14 sdram15 sdram16 sdram17
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 2 pin descriptions name number type description sdram (0:3) 4,5,8,9 o sdram byte0 clock outputs. sdram (4:7) 13,14,17,18 o sdram byte1 clock outputs. sdram (8:11) 31,32,35,36 o sdram byte2 clock outputs. sdram (12:15) 40,41,44,45 o sdram byte3 clock outputs. sdram (16:17) 21,28 o sdram byte4 clock outputs. oe 38 i tristates all outputs, active low. has internal pull-up. buf_in 11 i input for fanout buffers sdram (0:17). sdata 24 b sclk 25 i serial data inputs for serial interface port. vdd 3,7,12,16,20,2 9,33,37,42,46 p 3.3v power supply for sdram buffer. vdd1 23 p 3.3v power supply for i2c circuitry. gnd 6,10,15,19,22, 27,30,34,39,43 p ground for sdram buffer. gnd1 26 p power supply for i2c circuitry. n/c 1,2,47,48 - pins are internally disconnected.
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 3 i2c bus configuration setting address assignment a6 a5 a4 a3 a2 a1 a0 r/w 1 1 0 1 0 0 1 _ slave receiver/transmitter provides both slave write and readback functionality data transfer rate standard mode at 100kbits/s data protocol this serial protocol is designed to allow both blocks write and read from the controller. the bytes must be accessed in sequential order from lowest to highest byte. each byte transferred must be followed by 1 acknowledge bit. a byte transferred without acknowledged bit will terminate the transfer. the write or read block both begins with the master sending a slave address and a write condition (0xd2) or a read condition (0xd3). following the acknowledge of this address byte, in write mode: the command byte and byte count byte must be sent by the master but ignored by the slave, in read mode: the byte count byte will be read by the master then all other data byte . byte count byte default at power-up is = (0x09). i2c control registers 1. byte 0: sdram(0:7) clock register (1=enable, 0=disable) bit pin# default description bit 7 18 1 sdram7 (active/inactive) bit 6 17 1 sdram6 (active/inactive) bit 5 14 1 sdram5 (active/inactive) bit 4 13 1 sdram4 (active/inactive) bit 3 9 1 sdram3 (active/inactive) bit 2 8 1 sdram2 (active/inactive) bit 1 5 1 sdram1 (active/inactive) bit 0 4 1 sdram0 (active/inactive)
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 4 2. byte 1: sdram(8:15) clock register (1=enable, 0=disable) bit pin# default description bit 7 45 1 sdram15 (active/inactive) bit 6 44 1 sdram14 (active/inactive) bit 5 41 1 sdram13 (active/inactive) bit 4 40 1 sdram12 (active/inactive) bit 3 36 1 sdram11 (active/inactive) bit 2 35 1 sdram10 (active/inactive) bit 1 32 1 sdram9 (active/inactive) bit 0 31 1 sdram8 (active/inactive) 3. byte 2: sdram(16:17) clock register (1=enable, 0=disable) bit pin# default description bit 7 28 1 sdram17 (active/inactive) bit 6 21 1 sdram16 (active/inactive) bit 5 - 1 reserved bit 4 - 1 reserved bit 3 - 1 reserved bit 2 - 1 reserved bit 1 - 1 reserved bit 0 - 1 reserved
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 5 electrical specifications 1. absolute maximum ratings parameters symbol min. max. units supply voltage v dd v ss - 0.5 7.0 v input voltage, dc v i v ss - 0.5 v dd + 0.5 v output voltage, dc v o v ss - 0.5 v dd + 0.5 v storage temperature t s -65 150 c ambient operating temperature t a 0 70 c exposure of the device under conditions beyond the limits specified by maximum ratings for extended periods may cause permanent damage to the device and affect product reliability. these conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. 2. ac/dc electrical specifications parameters symbol conditions min. typ. max. units input high current i ih v in = v dd 5 ua i il v in =0v; with no pull-up resistors ua input low current i il v in =0v; with 100k pull-up resistors ua input high voltage v ih 2 v dd + 0.3 v input low voltage v il v ss - 0.3 0.8 v input frequency f i n v dd =3.3v; all outputs loaded 10 150 mhz input capacitance c in logic inputs 5 pf i dd1 c l = 0pf @ 66mhz 80 120 ma i dd2 c l = 0pf @ 100mhz 120 180 ma i dd3 c l = 30pf; rs= 33 w @ 66mhz 180 260 ma i dd4 c l = 30pf; rs= 33 w @ 100mhz 240 360 ma operating supply current i dd5 stopped, input at 0 or vdd 500 ua
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 6 2. output buffer electrical specifications unless otherwise stated, all power supplies = 3.3v 5%, and ambient temperature range t a = 0 c to 70 c parameters symbol conditions min. typ. max. units output high voltage v o h i o h = - 36 ma 2.4 3 v output low voltage v o l i o h = 23 ma 0.27 0.4 v output high current i o h v o h = 2.0 v -115 -54 ma output low current i o l v o l = 0.8 v 40 57 ma output impedance r dsp v o = (0.5) * v dd 10 24 ohm output impedance r dsn v o = (0.5) * v dd 10 24 ohm rise time t r v o l = 0.4 v, v oh = 2.4v 0.95 1.33 ns fall time t f v o h = 2.4 v, v ol = 0.4v 0.95 1.33 ns skew t skew v t = 1.5 v 110 250 ps duty cycle d t v t = 1.5 v 45 50 55 % t prop v t = 1.5 v 1 5 6 ns t prop en v t = 1.5 v 1 8 ns propagation t prop dis v t = 1.5 v 1 8 ns
pll103-01 low skew buffers 47745 fremont blvd., fremont, california 94538 tel (510) 492-0990 fax (510) 492-0991 rev 03/08/00 page 7 package information ordering information phaselink corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. the information furnished by phaselink is believed to be accurate and reliable. however, phaselink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. life support policy : phaselink?s products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of phaselink corporation. for part ordering, please contact our sales department: 47745 fremont blvd., fremont, ca 94538, usa tel: (510) 492-0990 fax: (510) 492-0991 part number the order number for this device is a combination of the following: device number, package type and operating temperature range pll103-01 x c 0.008 - 0.016 (0.20 - 0.41) 0.620 - 0.630 (15.75 - 16.00) (0.25 - 0.41) 45 0 0.010 - 0.016 0.050 (1.346) min 3 0 -6 0 0.015 (0.381) 0.088 - 0.096 (2.250 - 2.450) 0.097 - 0.104 (2.467 - 2.642) 0.025 0.835 0.400 - 0.410 10.160 - 10.414 0.292 - 0.299 7.417 - 7.959 0.008 - 0.0135 0.203 - 0.343 48pin ssop part number temperaturature c=commercial m=military i=industral package type x=ssop


▲Up To Search▲   

 
Price & Availability of PLL103-01XC

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X